In the design of pipelined computer processors, a pipeline stall is a delay in execution of an instruction in order to resolve a hazard. Wikipedia